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Abstract
Operational amplifiers continue to develop to meet modern demands on performance.
This document describes an operational amplifier designed for a highly specific telecom-
munications application - to serve as the buffer between an I/Q demodulator and
Gm-C filter. Requirements set forth by this application call for a wide common mode
input range, stretching from ground to the positive supply, and a programmable
output offset, offering up to ±25mV differentially from the output common mode.
This programmable offset is implemented using two complementary current mode
digital-to-analog converters (DACs) directly driving the input pins of the operational
amplifier. The output offset is serially programmed with a three pin SPI interface. In
addition to programming the offset DACs, the SPI interface is also designed to be able
to program four additional parameters necessary for the function of the programmable
Gm-C filter, into which the opamp will be integrated.
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Chapter 1
Introduction
1.1 Operational Amplifiers in Recent Time
Rapidly developing technologies in today's fast growing electronic device industry
have made possible ever more reliable, more efficient, more universal integrated cir-
cuits. There is a growing need for better analog circuit solutions, as the industry
constantly requests new generations of chips that are faster, lower power, more accu-
rate, and more resilient to noise.
The monolithic operational amplifier (opamp) is one of the most fundamental
analog building blocks in use today. While electronics are rapidly trending digital,
the physical world remains analog and thus must be interacted with through analog
interfaces. The opamp is and will continue to be a critical component in the design of
both consumer and industrial devices, ranging from digital music players to cellular
telephones to high-precision medical surgery equipment.
Operational amplifiers are ultra high gain differential amplifiers. Traditional
opamps take a differential input and amplify that signal to either a single-ended
or fully differential output. In applications, opamps are generally operated in an
externally connected negative feedback configuration such that the gain of the full
system can be accurately controlled. In this way, precision amplifiers, buffers, integra-
tors, and other such circuits can be built. To accomodate these various applications,
the opamp is designed to provide a number of important characteristics. The ideal
opamp features infinite input impedance, zero output impedance, infinite open loop
gain, and infinite bandwidth. The need to realize this ideal as closely as possible
provides a multitude of design challenges that have been wrestled with since the first
vacuum tube opamp was patented nearly seven decades ago [9].
Modern integrated circuit (IC) opamps are either designed as stand-alone parts
or as stages of larger chips. Stand-alone amplifiers typically have very robust output
stages designed to drive a variety of loads, and input stages that accept a wide
range of source impedances. The focus of one of these designs is typically on one
particular specification such as high speed, low power, or low offset in order to target
a predetermined set of applications. Integrated opamps serve as buffers between
stages of a much larger chip. They are designed to a very strict set of specifications
set forth by the requirements of the chip into which it is integrated.
1.2 The Thesis Chip
The opamp that is the subject of this thesis is designed to be integrated into a
significantly larger programmable filter IC. The full filter is completed in five stages:
amplifier input stage, three filter stages, and ADC driver output stage. This thesis
documents the design and fabrication of the amplifier input stage, which is essentially
an application driven operational amplifier. While ultimately to be integrated into a
larger IC, first silicon of the amplifier is taped out and tested as a separate chip.
The chip is designed to a number of unique specifications. Two are particularly
noteworthy: 1) The opamp has a wide common mode input range that supports
common mode inputs from ground to the positive supply. 2) The opamp's differential
output offset is serially digitally programmed, and implemented using complementary
current DACs capable of providing up to t25mV of total offset.
1.3 Thesis Organization
This document details the chip design cycle from conceptualization through the test-
ing of first silicon. Chapter 2 provides an overview of the full programmable filter chip
in terms of its design and functionality, followed by a description of its input amplifier
requirements. This chapter spells out all specifications for the amplifier, especially
those specific to driving the filter stage. Chapter 3 provides detailed descriptions of
important circuit schematics. Following, Chapter 4 provides simulation results that
validate design choices described by Chapter 3. Chapter 5 details decisions made
during the layout phase of the chip, and provides justification for those decisions.
This is followed by a discussion of post layout simulation and actual expected per-
formance of the chip based on parasitic extracted simulations. Chapter 6 describes
fabrication and packaging considerations. This includes how the outer pad ring is
organized on the die, how these pads are bonded to the package, and how packaging
decisions were made. Chapter 7 documents the design of the evaluation printed cir-
cuit boards (PCB), and presents laboratory test results of the fabricated chip. Both
post layout simulation and final fabricated part testing is focused on DC performance
of the DAC, as designed to generate output offset. Finally Chapter 8 concludes the
thesis and looks forward to integration of the amplifier into the full filter chip.
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Chapter 2
Goals and Specifications
2.1 Full Gm-C Filter Overview Description
The full Gm-C filter is designed to be a highly integrated differential programmable
baseband amplifier and filter aimed specifically for cellular base station receiver ap-
plications. It is intended to be the interface between an I/Q demodulator and an
ADC in direct conversion receivers. A block diagram of this application is shown in
Figure 2-1.
I/Q demodulator passive
roofing Gm-C Filter with
filter Input Amplifier ADC
Figure 2-1: Block diagram of Gm-C filter application in direct conversion receivers
The specific design of the full filter chip marks a step in the move from 3G to 3.5G
wireless technologies. Targeted application technologies include such next generation
wireless protocols as WiMAX, WCDMA and LTE. The filter is designed to be a
dual 6 th order lowpass Gm-C filter that is externally programmable in each I and
Q channel. Programmable frequencies exist in the range 625kHz to 10MHz, in six
steps. Gain of the integrated chip is programmable in steps of 6dB up to 24dB.
Distortion performance of the filter is strong at 80dB SFDR with a 2Vpp output
swing, compatible with driving a 14-bit ADC. [5]
2.2 Input Amplifier Overview
The input amplifier, hereafter referred to as "the amplifier" or "the chip," is designed
to be driven by any demodulator with a common mode output level between ground
and 5V, and to drive the first of the three filter stages of the integrated chip. The
amplifier is designed in several parts:
1. The basic operational amplifier, referred to in this document as the "operational
amplifier" or the "opamp."
2. The complementary current DACs generating output offset, referred to as the
"DAC" or "DACs."
3. The serial programming interface that controls the digital code seen by the
DAC, referred to as the "SPI interface."
Given that the purpose of first silicon is to verify the validity of generating output
offset with current mode DACs, the SPI interface is designed and verified in simula-
tion, but not included in the tape out of first silicon. First silicon allows direct control
of the DACs through onboard switches. The serial interface is designed to program
the entire programmable filter chip, not only the input amplifier. As such the SPI in-
terface features five addresses of programmability, reset operation, and parallel mode
programmability.
Specifications for and features of the amplifier are summarized below:
e Supports rail-to-rail common mode input levels from ground to 5V.
. Provides pin overrideable output common mode voltage of 1V.
" Supports output swings of 1Vp-p differential, or 250mV (500mV_,)amplitude
per single ended output pin.
" Drives load capacitances up to 5.4pF, the capacitance seen at the input of the
first filter stage.
* Drives load resistances down to 200Q differential, or 100Q per output, as deter-
mined by the external feedback resistors.
" Cancels offset generated by the demodulator via digitally controlled externally
programmed offset capable of providing t25mV of offset in 7-bits or 128 logic
levels.
" Has input referred noise density of 2 v. By meeting this specification, the
noise of the signal chain will be dominated by the I/Q modulator. Current,
commercially available I/Q modulators such as the LT5575 have an output
noise density of approximately 5 V
H z~
" Distortion products are 90dB down from the fundamental at 10MHz to acco-
modate distortion requirements of the filter.
" Is serially interfaced for output offset programming in three pins - a clock, an
input, and a chip select.
" Serial interface features five addresses of programmability, parallel programming
mode, and reset option.
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Chapter 3
Circuit Description
Final circuit designs of the amplifier are presented in this chapter, with accompa-
nying simplified schematics and schematic descriptions. Full detailed schematics are
available in Appendix A. This chapter begins with the design of the opamp and DAC,
and concludes with the design of the SPI interface.
3.1 System Description of Opamp and DAC
Figure 3-1 shows the top level schematic of the opamp and DAC, illustrating where
input and output pins are located using Cadence I/O pin symbols. Operation of the
opamp and DAC requires the use of 16 I/O pins, listed in Table 3.1.
Table 3.1: Basic Operational Pins for Opamp and DAC
Function Pin Name
Operational supply
Logic supply
Ground
DAC programming bits
Amplifier inputs
Amplifier outputs
Output common mode control
Compelmentary pairs selector threshold
vcc
vlog
gnd
in[6:0]
inp, inn
outp, outn
vocm
vtip
The amplifier is powered by dual supplies: 1) an operational supply (vcc) of 5V
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Figure 3-1: Top level schematic of opamp, DAC, and logic conversion circuits
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that supplies power to and sets the signal range of the amplifier, and 2) a logic supply
(vlog) of 3V that supplies digital logic circuits. A separate pin (vee) provides the
chip's ground reference. The amplifier takes differential input signals (inp and inn)
and provides differential output signals (outp and outn). Output offset is digitally
controlled in seven bits (inO - in6), generating 2 =128 logic steps in the ±25mV range.
The LSB differential voltage step is 0.39mV. Each of the seven digital logic inputs
that form the DAC input code is fed into a logic conversion block, which adjusts
the 0 to 3V digital input swing to a differential signal capable of driving the bases
of bipolar differential pairs. These differential driving signals are connected to the
complementary current DACs, which accurately control the output offset. Current
sourced from the DACs directly drive the differential input pins of the operational
amplifier. When feedback resistors are externally connected to the chip, the sourced
current from the DACs generates a differential offset at the output of the opamp
directly proportional to the feeback resistance. The vocm pin overrides the output
common mode of the amplifier, which is internally set to 1V if the vocm pin is left
unconnected. The vtip pin controls the switching threshold of the input differential
pairs between the NPN and PNP pairs, as described in Section 3.2.1.
A detailed description of each lower level schematic represented in Figure 3-1
follows this section. The three main lower level schematics will be referred to as the
operational amplifier, output offset control, and logic conversion circuits as labeled
in Figure 3-1.
3.2 Operational Amplifier
The operational amplifier is implemented in two stages: the input stage and the
output stage. A brief overview of both stages is given in this section as background.
The design of the opamp is modified from the LTC6406, and detailed design decisions
for the opamp are not within the scope of this thesis. This section will not discuss
the bias core or common mode feedback circuitry as they do not directly pertain to
the focus of this thesis, which centers around input common mode range and output
offset programmability.
3.2.1 Input Stage
The input stage topology is largely dictated by the specification for rail-to-rail input
common mode operation. In that the operational amplifier must function at any
common mode input from ground through supply, there are four input transistors
arranged in two complementary differential pairs, as shown in Figure 3-2. As the
common mode approaches the supply, the PNPs Q1 and Q2 shut off and the input
signal is sensed through Q3 and Q4. Near ground, the opposite is true: the NPNs Q3
and Q4 shut off and Q1 and Q2 are biased in operation. Both the signals through Q1
and Q2, and the signals through Q3 and Q4 are folded through the folded cascode
formed by Q5, Q6, Q7, and Q8, completing the input stage. Common mode feedback
is incorporated in the folded cascode at the node labeled vccm, while node n20 of the
folded cascode is fixed at a constant bias. [81
The two branches of the folded cascode are biased such that the quiescent current
through the branches are double that being sourced or sunk in the input pairs Q1,
Q2, Q3, and Q4. This ensures that no transistor in the folding leg is reverse biased
or saturated should the input pairs be heavily tilted.
The tail current sources for the input pairs are asserted at nodes n7 and n8 from
the input common mode sensing circuit shown in Figure 3-3.
The node n7 senses the input common mode. Node n7 sits a single VBE above
the input common mode. As the input common mode increases, so does the voltage
on n7. The base of Q16 is constantly biased at the value of Vip, which by default is
3 of the supply as set by resistors Rtipi and Rti,3. As such, Q16 does not turn on5
until its emitter reaches one VBE above its base. As the voltage on n7 decreases, more
current is directed through node n7 into the PNP input pair. Less current then flows
through Q16, which is mirrored into the NPN pairs. When the voltage on n7 equals
that on the emitter of Q16, the currents sourced to the PNP input pair and the NPN
input pair are equal. When the input common mode is near the lower rail, current
is directed into node n7 and the PNP input pair turns on. When the input common
Figure 3-2: Operational amplifier input stage schematic
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Figure 3-3: Operational amplifier input common mode sensing circuit schematic
mode is near the upper rail, current is directed into node n8 and the NPN input pair
turns on. Using this circuit, the correct input pair is switched on depending on the
input common mode.
3.2.2 Output Stage
The differential output signals from the input stage drive identical output stages, one
of which is shown in Figure 3-4.
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Figure 3-4: Operational amplifier output stage schematic
Transistor Q3 buffers the input stage to the gain transistor of the output stage,
Q2. The collector current in Q2, set by current source 14 minus small base currents,
is mirrored up to the output branch by a factor of four through Q4 to boost output
driving capability. The short circuit current of the original LTC6406 design is suffi-
cient to drive the 1000 feedback resistors of the opamp and input impedance of the
filter stages to follow the opamp [7] [3].
3.3 Programmable Output Offset Control
The amplifier features ±25mV of digitally programmable differential output offset.
This is accomplished by steering the outputs of differential current DACs into the
input pins of the operational amplifier. Because the input pins of the operational
amplifier are capable of handling common modes from ground to the positive rail, the
output nodes of the differential DACs must also be capable of handling such voltage
levels. As such the DAC controlled output offset is formed with two complementary
DACs, folded through a folded cascode, as shown in Figure 3-5. The complementary
DACs operate off the same concept as the opamp input pairs. The NPN DAC is
turned off when the input common mode nears the positive rail, and the PNP DAC
is turned off when the input common mode nears ground.
3.3.1 DAC Design
The two DACs are exactly complementary in topology. Only the NPN DAC is shown
in Figure 3-6 and described below. Full schematics are available in Appendix A.
The NPN DAC is a 7-bit, monotonic current DAC capable of sourcing up to
250p-A of differential current at full scale. With the specified 100Q resistors connected
in feedback from the output of the operational amplifier to the inputs, the current
sourced by the DAC is provided a direct path to the output node. The total full
scale differential offset provided is Voffset = 100Q x 250pjA = 25mV. At input
code 00h in hexadecimal, the negative DAC output branch sources 250pA, while
the positive sources zero, providing -25mV offset. Conversely at maximum input
code 7Fh, the negative DAC output branch sources OpA, while the positive sources
250pA, generating +25mV of offset.
Each of the differential transistors sees digitally controlled logic inputs at their
bases, such that each pair will be tilted entirely in one direction or the other for all
possible input combinations. There are seven differential pairs corresponding to the
seven control bits, with the most significant bit (MSB) driving the pair of transistors
closest to the master current source, as labeled in Figure 3-6.
vcc NPN Master
Current Source
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Figure 3-5: Complementary current DAC top level schematic
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Current is supplied to the four most significant bits through current mirrors di-
rectly scaling the master current source. The four NPN transistors that form the
mirrors are binary weighted such that each differential pair is supplied by a transistor
with an emitter twice the width of the emitter of the next less significant mirror.
This scaling is annotated in Figure 3-6. Correspondingly, each emitter degeneration
resistor is half the resistance of the degeneration resistor of the next less significant
mirror.
A separate, fifth IX sized transistor labeled Q1 in Figure 3-6 sources the same
current as the fourth most significant bit. The current from this fifth source supplies
the total current through the three least significant bits. The configuration of the
differential pairs and current sources for the three least significant bits binary divide
the current from Q1 according to their labels on the schematic. Since Q1 actually
sources 8X the current of the LSB, a dummy source next to the LSB pair unloads the
final bit of current from Q1 from the remaining pairs. This dummy source ensures
accurate matching of the segmented array to the four most significant bits. The
segmented topology of the NPN DAC generates accurately matched DAC current
outputs while limiting the size of the largest current source transistor to be 8X that
of the smallest, rather than 26 = 64 times. [16]
The master current source for the NPN DAC is generated by the input common
mode sensing circuit of the operational amplifier. As the input common mode is
sensed to determine which of the differential input pairs of the operational amplifier
is passing the input signal, the same curents (nodes n7 and n8 of Figure 3-2) are scaled
and mirrored into the respecive current DAC. In a similar way as the differential input
pairs, the NPN DAC operates at input common mode voltages near ground, and the
PNP DAC operates near the positive rail. As the input common mode approaches
the negative rail, the master current source in the PNP DAC of Figure 3-6 is brought
to zero.
Notice that if the output nodes of the DAC are tied directly to the input pins of
the differential amplifier, those nodes would have DC operating points from ground
to the positive supply. Assuming the output nodes are operated at ground, the
base-collector junction of all transistors in the differential pair configurations would
become forward biased, since the base inputs always operate at least a single VBE
above ground. Steering the output of the DAC through a folded cascode eliminates
this problem, as now the output nodes are brought above the input common mode
voltage.
3.3.2 Minimizing Current Mismatch
For a seven-bit DAC sourcing 250pA full scale, the least significant bit (LSB) sources
1.95ptA. For 0.5 x LSB differential non-linearity (DNL), defined to be the deviation
of each step size from its nominal value, or:
DNL = VSTE P VFullScale (3.1)
Each subsequent bit cannot error by more than 1.95x 10 6 = 0.977iA. Relative to
the full scale output current, this becomes 0.39% relative current mismatch.
The most significant source of DNL in the NPN DAC arises from current mis-
match in the sources supplying each differential pair. During fabrication, dies are cut
with varying stress and thermal gradients across each die. Electrostatic interactions
between the various devices on the die also generate deviations from nominal device
sizes. Inaccuracies during lithography introduce another degree of device size error.
Transistor and resistor mismatches may lead to high DNL, so the DACs are designed
to minimize current mismatch.
For the particular 0.35pm BiCMOS process the chip is fabricated in, the three
sigma relative current mismatch 9k of transistors varies in the range 3-8%, clearlyIC
unacceptable to achieve DNL specifications. Relative resistor mismatch R for this
process ranges as low as 0.2%. With only millivolts at the positive terminal of each
emitter resistor, the relative resistor generated current mismatch can be on the or-
der of 0.01%. Given this, it is highly desirable to control the current through each
differential pair with emitter resistor values rather than current source transistor sizes.
For a simple current mirror such as that in Figure 3-7, relative current mismatch
is given by: [6] [15]
AI 1 ~s $ R aa
-- ~i- + I___ R + (3.2)
I +2 s + af f
For each transistor, the transconductance gm is related to the collector current by
the relationship:
gm = (3.3)
VT
In the limiting cases when gmR << 1, relative current mismatch is dominated by
A . SinceIs
~' AE- Q(3.4)
is Q2
where AE is the transistor emitter area, current mismatch will be dictated by tran-
sistor area mismatch. In the other limiting case gmR >> 1, current mismatch is
dominated by resistor mismatch, which is desirable for process reasons as explained
previously. Figure 3.2 shows gm values for both the PNP and NPN DACs, and min-
imum emitter resistor R values to achieve gmR products of 7, 8, and 10. Emitter
resistors in the final design were selected such that the gmR products were approxi-
mately 10 for the four most significant bits, and approximately 8 for the three least
significant bits.
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Table 3.2: GmR product calculation chart
For each set of devices that must be matched, a single unit sized device is used
in parallel and series combinations to achieve each subsequent scaled value. Using
identical copies of the same device reduces the chances of mismatch as compared to
directly scaling the sizes of the devices, or increasing the number of base fingers in
the case of transistors.
3.4 Logic Conversion
The digital input signal directing the seven output offset control bits swing from
ground to the 3V logic rail. Each input bit signal must be converted from a single-
ended rail-to-rail signal to a differential signal suitable to drive the switching bipolar
pairs in the DAC. The bases of the switching pairs of the PNP DAC and NPN DAC are
shorted together bitwise, such that the same differential signal drives the respective
bit of both the PNP DAC and the NPN DAC. The base of each input pair transistor
must swing above VB for NPNs and below VCC - VB for PNPs, where VB is defined
as:
VB = IBIASRE + VCE-SAT + VBE (3.5)
where IBIAS is the current through the emitter resistor RE of the current mirror of
interest in Figure 3-6, and VCE-SAT is the collector-emitter saturation voltage of the
transistors, and VBE is the base-emitter turn on voltage of the switching transistors.
The ideal differential BJT pair driving signal would then swing somewhere in the
range:
VB < SignalSwing < VCC - VB (3.6)
such that it is capable of driving both the NPN input pairs and PNP input pairs
simultaneously in the DACs. An swing range is chosen to be 2.1V to 2.9V, centered
within the rail-to-rail 0-3V range.
The schematic of the logic converter is shown in Figure 3-8.
R 
R rtm
Figure 3-7: Basic current mirror
Figure 3-8: Logic conversion circuit schematic
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The 0-3V digital input is fed into the circuit through the CMOSlogic pin shown
in Figure 3-8, and its inverse is generated with an inverter. The differential full swing
signals are dropped across a very large resistor into nodes biased two diode drops
below the positive supply in the two outer branches of the circuit. The very large
resistors at the CMOS logic inputs are chosen such that at CMOS inputs of 0 or 3V,
less current is steered through the input pins than is supplied by current sources Il
and 12. These nodes in the outer branches that the CMOS signals feed then drive the
bases of a PNP differential pair, and the final output differential signal is taken from
the collectors of these PNPs. The swing of the final differential signal is determined
by the values of R 2 and R 3 , while the DC value of the output signals is set by R 4.
Current supplied by current source Q1 is chosen in conjunction with R 2 , R 3 , and R 4
to generate output switching voltages of 2.1 and 2.9V.
3.5 Serial Peripheral Interface Bus
3.5.1 Operational Description
Serial programmability of the DACs is provided by a SPI interface. As the amplifier
is designed to be integrated into a full Gm-C filter chip, the SPI bus circuitry is
designed to also serially program other parameters in the full filter chip. The SPI bus
design presented in this section merges the programmability needs of the full Gm-C
filter into a three wire interface. To provide additionally functionality, the SPI bus
design also features limited parallel programmability and reset operation in addition
to the standard serial interface. As seen in Figure 3-9, the three-wire interface is
operated with standard I/O pins SCLK (serial clock input), SDI (serial data input),
and CS (chip select). The two additional features necessitates two additional pins:
limited parallel programmability is enabled by setting the PARSERb pin, and reset
operation is enabled by reseting the rst-b pin.
Output from the SPI bus appears as five sets of 16-bit length words, each driving
a different set of programmable parameters. Of the five sets, the first set, labeled
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Figure 3-9: Schematic Symbol for SPI Bus
"offset" in Figure 3-9 and assigned address 00h, drives the amplifier. The other four
are reserved to drive filter and gain stages of the full chip. Parallel programmability is
available for the programmable gain amplifier (PGA) driver, the lower byte of address
01h, labeled "PGA" in Figure 3-9. The three remaining output drivers program the
Gm of the three filter stages, addressed 02h, 03h, and 04h. The operation of the
interface as described below are specified by requirements of the full filter chip, and
further explanation of why the interface operates as such will not be provided in this
document. The internal block diagram of the digital SPI bus is shown in Figure
3-10 and Figure 3-11, spaning two pages. Data is shifted into a shift register on the
SDI line, as seen in the lower left corner of Figure 3-10. A collection of logically
controlled enables determines to which 16-bit output register the shift register data
will be latched. The remainder of this section describes in detail the functionality
and design of each individual block.
3.5.2 Serial Mode Control
Shift Register
Figure 3-10 shows three daisy chained 8-bit shift registers in the bottom left. In serial
mode control, these shift registers are used to sequentially shift in data to be written
to one of the output registers. The three 8-bit shift registers are capable of storing 24
bits of data at once. These 24 bits store 8 address bits and 16 data bits, as described
in Table 3.3, with the most significant data bit shifted in first.
Table 3.3: Shift Register Bit Storage Format
address data
AO Al A2 A3 A4 A5 A6 A7 DO D1 D2 D3 D4 D5 D6 D7 D8 D9 .D15
The schematic of each 8-bit shift register is shown in Figure 3-12. Each shift
register is composed primarily of eight serially connected positive edge triggered D
flip flops. When the write enable pin (w-en) is set, on each positive edge of the CLK
signal, data at the D input of each flip flop is passed to the Q output pin. The Q
output pin of each flip fop drives the D input of the next flip flop in the chain, and as
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such data presented to the S input pin of the shift register at subsequent positive clock
edges are shifted into and stored within subsequent flip flops. Each flip flop Q output
is fed into one input of an AND gate, formed by a NAND gate and an inverter. The
other input of the AND gate is tied to the shit register reset (rst-b) pin. When the
reset pin is brought low, the output of the shift register is asynchronously grounded.
The reset operation is non-destructive, and as such additional data may be written
into the shift register while reset is enabled. Any data stored in the shift register
during reset is immediately passed to the output of the shift register when reset is
released.
The schematic of each D flip flop is shown in Figure 3-13. The internal structure
of each D flip flop is the standard NAND based master-slave configuration for positive
edge triggered registers. The master latch is negative logic enabled, while the slave
is positive logic enabled, together forming an edge triggered latch. Write enable is
implemented as a clock enabler, such that when write enable is low, the clock signal is
annihilated. The D flip flop has one more functional pin, the pass pin. When set, the
pass pin enables the clock controlling both the master and slave, rendering the flip
flop effectively as a pass gate. When the pass pin is set, any data appearing at the D
input of the flip flop is immediately passed to the Q output, regardless of clocking or
write enable. The shift registers do not make use of the pass pin function, leaving the
pin grounded for all inputs. The pass pin is used and described under Serial Mode
Reset later in this section.
Binary to Thermometer Decoder
The first (leftmost) shift register in Figure 3-10 stores 8 bits of address information,
while the second and third daisy chained shift registers store 16 bits of data. The
outputs of the three lowest bits of the address shift register is connected through
combinational logic gates to a binary to thermometer decoder.
The binary to thermometer decoder, labeled block bin2thermo in Figure 3-10,
decodes the information stored in the address register to enable the single output
register whose address is stored in the shift register. The three least bits of the
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Figure 3-13: D Flip Flop Schematic
leftmost shift register drive the inputs of the three-to-eight bit binary to thermometer
decoder. The decoder reads the three-bit binary weighted input and outputs the
thermometer code corresponding to that input. The five least significant bits of the
output thermometer code in turn drive write enable pins of the five output registers.
In this fashion, only one output register is write enabled for any given address input.
The implementation of the decoder is shown in Figure 3-14, and is a direct logical
interpretation of the truth table shown in Table 3.4. The truth table illustrates the
concept that only one of the eight output pins is high for each unique binary input.
Table 3.4: Binary to Thermometer Decoder Truth Table
IN2 INI INO (OUTPUT bit set)
0 0 0 OUTO
0 0 1 OUTI
0 1 0 OUT2
0 1 1 OUT3
1 0 0 OUT4
1 0 1 OUT5
1 1 0 OUT6
1 1 1 OUT7
16-bit Output Registers
Five 16-bit output registers drive each of the five sets of outputs from the SPI bus in
serial mode. Each output register is positive edge triggered such that data present at
the inputs of the register are latched to the output at each positive edge of the clock
input when write is enabled. Write is enabled by positive logic at the write enable
pin, w-en.
As seen in Figure 3-10, the clock pin of each output register is tied to the master
chip select input. When the SPI interface is writing in serial mode, the master chip
select pin is pulled low. This pin is set high again when the write function is completed
and all 24 bits of the shift register have been filled. The positive edge of the master
chip select pin triggers latching for each of the output registers, as it is the controlling
clock signal. Each write enable pin of the five output registers is tied to a different
r- t P 9! F A
Ja
Figure 3-14: Binary to Thermometer Decoder Schematic
output of the binary to thermometer decoder, decoding address information. Since
there is one unique output set by the decoder for each unique address, only one output
register will be write enabled at any point. As such, when latching is triggered by
a positive going edge of the master chip select, data stored in the two data shift
registers will only be written to the output of a single output register, while all other
outputs hold in their previously latched state.
Each output register is also capable of a pass function, enabled by setting the pass
pin. Upon pass enable, the register is no longer clocked, and inputs are asynchronously
passed to the output.
The logical implementation of the output registers is shown in Figure 3-15. The
output registers use 16 of the D flip flops shown in Figure 3-13. The flip flops are
connected in parallel such that each flip flop input is connected to an input of the 16
bit register, and flip flop output is connected to a register output. In this connection,
only one clock cycle is required for an input to latch to the output. The enable
function of the 16 bit register takes advantage of the enable function of the D flip
flops, while the pass function of the register takes advantage of the pass pin of the
flip flops.
Serial Mode Reset
The SPI bus features a reset pin, rst_b, which is enabled when the pin is pulled low.
On serial mode master bus reset, reset is enabled on each of the shift registers and
the binary to thermometer decoder, and pass is enabled on each output register. On
reset, the binary to thermometer decoder sets each output pin high, enabling every
output register. The shift register grounds every output, thus presenting ground to
each output register input. Each output register is pass enabled, thus the grounds
at its inputs are passed immediately to the output. As such, upon master reset in
serial mode, the output of every register, and thus every output of the SPI bus, is
grounded. Reset is non-destructive. Upon release of reset, all output register states
from just prior to the reset are reasserted.
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3.5.3 Parallel Mode Control
The SPI bus has limited parallel mode control. If the parallel select pin PARSERb
of Figure 3-9 is set high, the chip is in parallel programming mode and is no longer
serially programmable. In parallel mode, the three serial wires CS, SCLK, and SDI
become parallel programming input lines. Binary weighted inputs at CS, SCLK, and
SDI program the 8-bit PGA output in thermometer code.
Disabling Serial Programmability
In parallel mode, the chip select pin of each 16 bit output register is disabled such
that no register can be written to.
In addition, the write enable of each 16 bit output register is also disabled. The
OR (NOR + inverter) gate between the address shift register and the binary to
thermometer decoder sets all three address input lines of the binary to thermometer
decoder high. Therefore, only the eighth output bit of the decoder is high. Each of
the lowest five bits are logic low, disabling the write enable pin of all output registers.
The write disable mechanism is necessary in addition to the chip select disable
to ensure proper operation in returning from parallel to serial mode. Because the
CS pin is used for parallel programming in parallel mode, it can be logically high
or low right before a transition from parallel to serial mode. However CS must be
high immediately after the parallel to serial transition to prevent inadvertent serial
programming of an output register. In the case when CS is low right before the
parallel to serial mode transition, timing delays in the system may enable the chip
select pins of the five output registers before the CS pin is pulled high again. With
the write disable function implemented however, no output register is write enabled.
Therefore unfortunate CS pin timing does not reprogram any output register. The
longer delay path created by the OR gate between the address shift register and
binary to thermometer decoder ensure that CS is pulled high sooner than write enable
is asserted again in serial mode.
Serial/Parallel Mode Multiplexing of the 8-bit PGA Output
The 8 bits of the PGA output are constantly multiplexed, as seen in Figure 3-11. In
serial mode, the multiplexer selects the serial data stored in the output register for
that set. In parallel mode, the CS, SCLK, and SDI lines are fed into a binary to
thermometer decoder, and the multiplexer selects the output of that decoder.
Figure 3-16 shows the schematic of the 8-bit multiplexer. The 8-bit multiplexer is
actually an array of eight 2:1 multiplexers. Into each 2:1 mux is fed the corresponding
serial mode bit and parallel mode bit, along with the parallel/serial select bit which
is high for parallel mode and low for serial mode. The schematic of each 2:1 mux
is shown in Figure 3-17. The 2:1 muxes are standard NAND based muxes that
implement the truth table Table 3.5, where PSb represents parallel/serial select, P
represents parallel data, and S represents serial data.
Table 3.5: Standard 2:1 Multiplexer Truth Table
PSb P S out
0 0 0 0
0 0 1 1
0 1 0 0
0 1 1 1
1 0 0 0
1 0 1 0
1 1 0 1
1 1 1 1
Non-destructive Parallel to Serial Mode Transition
Upon transitioning back to serial mode control from parallel mode, the eight parallel
controlled bits must remain in their last parallel mode code until they are repro-
grammed serially. This necessitates a means to latch the last parallelly programmed
state. As seen in Figure 3-11, an 8-bit output latch is placed between the paral-
lel/serial mux and the final output of the SPI bus. The latch is negative latching,
such that data is latched when the latch input pin is low, and passed when the latch
pin is high.
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Figure 3-16: Eight Length 2:1 Multiplexer Array
Logic at the latch pin is controlled by a one shot generator, labeled oneshot in
Figure 3-11. The one shot generator produces a negative edge on a positive edge
at the in pin of the generator, and produces a positive edge on a positive edge at
the clk pin. In other words, the latch latches at a positive edge of the in pin and
unlatches at a positive edge of the clk pin. The in pin goes positive on a negative edge
of PARSERb, which indicates that the SPI interface is transitioning from parallel
to serial mode. The clk pin commands an unlatch when the output register driving
the latch is serially reprogrammed, allowing the latch to be transparent to the new
serially registered data. In this way, parallel mode data is not discarded until the
output is serially reprogrammed.
The schematic of the one shot generator is shown in Figure 3-18. A timing diagram
of the one shot generator is shown in Figure 3-19, demonstrating the operation as
described above. Each plot in Figure 3-19 is labeled with the capitalized pin name
that corresponds to the plot. As long as IN is held low, the output of the NAND gate
of Figure 3-18 is high. This holds the output high, the D input of the flip flop low,
and the NFET off. Thus the B input of the NAND gate is high. Since the B input
of the NAND gate is held high, when the A input (IN) goes high, immediately the
output of the NAND gate and thus OUT will be pulled low. This makes the D input
of the flip flop high. However this logic high at the D input is not passed to the Q
output until the next rising edge of CLK, and as such the NFET is not turned on
until CLK sees a positive edge. Upon a positive edge at CLK, the NFET turns on,
the B input of the NAND gate is grounded, and OUT is pulled high again, concluding
the one shot.
Parallel Mode Reset
Parallel mode reset operates similarly to serial mode reset. When rst-b is lowered, all
outputs, not just parallel programmable outputs, are grounded. Upon release of reset,
all outputs except the PGA output bits return to their previous serially programmed
state. PGA outputs return to direct parallel programming as specified on the CS,
SCLK, and SDI lines.
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P
Figure 3-17: 2:1 Multiplexer Schematic
Figure 3-18: One Shot Generator Schematic
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Figure 3-19: One Shot Generator Timing Diagram
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Chapter 4
Simulated Performance
The schematics described in Chapter 3 were simulated to verify performance and to
validate design concepts. This chapter reviews the simulated performance results.
Unless otherwise stated, simulations are run at operational supply Vcc=5V and logic
supply V1,g=3V.
4.1 Operational Amplifier
The operational amplifier is designed to operate at frequencies that range 625kHz
to 10MHz. Figure 4-1 shows the frequency response of the opamp. DC gain of the
amplifier is 76dB, and rolls off at approximately 20dB/decade after 1MHz. The -3dB
frequency is 2.3MHz. The unity gain bandwidth exceeds the maximum operating
frequency by over two orders of magnitude, at 2.19GHz. Stability of the amplifier
is measured by the unity gain phase margin. Figure 4-2 shows the phase margin
measured at sixteen different process corners. Four different devices are used in the
design of the opamp: NPNs, PNPs, resistors, and capacitors. Measured device process
corners are described in Table 4.1, where NOM denotes nominal operation. The phase
margin remains higher than 51 degrees for all process corners, and ranges up to 71
degrees, demonstrating sufficiently stable amplifier performance.
Third harmonic distortion performance is plotted in Figure 4-3 with respect to the
power supply from 2.7V to 5.5V, and VICM from ground to 5V. Distortion does not
(OP) OA
Figure 4-1: Operational amplifier frequency response
58
o 40
a- a-
Cm
CC4
(9GcIBGP) IBJBV 0984
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Table 4.1: Process Corners
Corner Name
CO
C1
C2
C3
C4
C5
C6
C7
C8
C9
C1O
C11
C12
C13
C14
C15
C16
NPN
NOM
SLOW
FAST
SLOW
FAST
SLOW
FAST
SLOW
FAST
SLOW
FAST
SLOW
FAST
SLOW
FAST
SLOW
FAST
PNP
NOM
SLOW
SLOW
FAST
FAST
SLOW
SLOW
FAST
FAST
SLOW
SLOW
FAST
FAST
SLOW
SLOW
FAST
FAST
Capacitors
NOM
SLOW
SLOW
SLOW
SLOW
FAST
FAST
FAST
FAST
SLOW
SLOW
SLOW
SLOW
FAST
FAST
FAST
FAST
Resistors
NOM
SLOW
SLOW
SLOW
SLOW
SLOW
SLOW
SLOW
SLOW
FAST
FAST
FAST
FAST
FAST
FAST
FAST
FAST
degrade significantly with lower supply, as the output common mode of the amplifier
is held constant at 1V and swings at an amplitude of 0.25V (1V,_, differential). For
all operating supplies of 2.7V to 5.5V, third harmonic distortion remains better than
-100dB. Third harmonic distortion varies more with VICM, ranging from -104dB at
VICM = OV to -84dB at VICM = 5V. Second harmonic distortion remains below
-120dB for all operating conditions due to the differential nature of the circuit.
4.2 Current DACs
The current DACs drive current into the input pins of the opamp, which generate
offset at the output pins through the feedback resistors. Figure 4-4 shows the differ-
ential nonlinearity (DNL) and the integral nonlinearity (INL) of the DAC. Both DNL
and INL are significantly less than one LSB for all input codes. Figure 4-5 shows the
differential voltage at the output pins of the operational amplifier. The inputs of the
opamp are at VDC= 2 .5V with no AC component. The programming of the DACs is
Figure 4-3: Distortion vs. supply and VICM
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mm:
stepped from 00h to 7Fh (fullscale). As seen on the plot, the output offset steps 128
even steps, generating an offset at the output of the opamp of ±25mV at input code
zero and fullscale. The converter is monotonic, and each differential step is 4pV with
negligible error.
20 40 60 80
Digital Input Code
0.01
0.008 -
0.006 -
0.004 -
0.002 -
-0.002-
-0.004-
-0.006 -
-0.008 -
0 20 40 60 80 100 120
Digital Input Code
Figure 4-4: DNL and INL of DAC
4.3 SPI Interface
Proper function of the SPI interface is verified in simulation. The interface reads in
serial data, stores read data into a shift register, and passes stored data to designated
output registers as decoded from input address bits. Operation and functionality of
the SPI interface behaves as described in Section 3.5.
One set of test parameters are presented in this section to demonstrate significant
(A)A
Figure 4-5: Differential Voltage at Opamp Output with 128 Programmed Output
Offset Steps
operational features of the SPI interface. Figure 4-6 shows a time varying set of
inputs, provided at pins described in Section 3.5: the three interface pins - chip select
(CS), serial clock (SCLK), and serial data input (SDI), and two mode controller pins
- parallel-serial mode selector (PARSERb), and reset bar (rst-b). The input set is
chosen to demonstrate properly functioning 1) serial mode control, 2) parallel mode
control, and 3) reset control. This set of time varying input is shown in Figure 4-6.
The SPI interface provides a total 72 bits of output. This section will examine outputs
at the six least significant bits of the PGA logic driver given inputs as shown in Figure
4-6. The PGA driver outputs are selected to plot for their ability to be programmed
in both serial and parallel mode. Only the first six bits are shown simply due to
space limitations, however the first six bits are sufficient in demonstrating operational
characteristics of the interface. Outputs at the PGA driver are plotted in Figure 4-7.
The clock rate at SCLK is 100MHz, which is high enough to account for most
standard microcontrollers. Popular microcontorller clock speeds range in the lower
tens of megahertz. The input signal at SDI is a square wave signal at half the clock
frequency (50MHz). Given this clock frequency and input signal, and that the data is
latched at the positive edges of SCLK, we would expect the latched serial data input
to constantly invert bit to bit (101010...).
Figure 4-6 (input) and Figure 4-7 (output) illustrate the following performance:
" Initial Conditions, Ot 10ns The interface is in serial control mode and
reset is disabled. SCLK and SDI begin to oscillate, and CS is low (disabled).
" Loading of Shift Register, 10<t<250ns At t=10ns, CS is pulled high for
240ns. In this period of time, 24 positive clock edges have elapsed and as such
all 24 bits of the shift register have been filled. The PGA register is assigned
address 01h, which has been latched into the address bits of the shift register
based on the input profile provided. The data bits of the shift register should
contain the sixteen bits 10101010 10101010, of which we are interested in the
six least significant bits, 101010. Nothing appears at the PGA output register
since CS is still high.
" Serial Input Latched to PGA Output Register, 250 t 260ns At t=250ns,
CS is taken low and at the negative edge of CS, 101010 is latched into the PGA
output register.
" Serial Mode Reset, 260<t<280ns Reset is asserted for 260<t<280ns, and
output plots show all output bits immediately grounded.
* Serial Mode Reset Return, 280t<300ns When reset is disabled (rst-b is
raised), all output bits return to their most recent serial mode control state, in
this case PGA[5:0] = 101010.
" Parallel Mode Control, 300<t<360ns At t=300ns, the parallel/serial mode
select pin is enabled, allowing the PGA outputs to be binarily controlled in 3
bits by the CS, SCLK, and SDI pins. These three pins control the 8 bits of the
PGA output through binary-to-thermometer decoding, and as such in parallel
mode control only one PGA output bit should be high at any point in time.
In this example, we allow SCLK and SDI to continue to run as they did in
serial mode, while holding CS low. CS programs the MSB of the parallel input
while the SDI and SCLK pins control the two LSBs. The output that should
be expected at the PGA output is periodically repeating four least significant
bits, and constantly grounded four most significant bits. Since CS programs
the MSB and is grounded, the parallel inputs only see 000, 001, 010, and 011,
and as such the four MSBs of the PGA output should always be zero. This
behavior is verified by Figure 4-7.
* Parallel Mode Reset, 360 t<380ns Reset is asserted in parallel mode at
t=360ns, and again all outputs are grounded immediately.
" Parallel Mode Reset Return, 380<t<400ns When reset is released, the
same periodically repeating four LSBs continues again, since the 3-bit parallel
mode inputs continue in the same pattern.
e Non-destructive Parallel to Serial Mode Transition, 400<t<490ns At
t=400ns, the parallel/serial select pin is grounded, and the SPI interface begins
operating in serial mode again. The PGA output latches the last parallel pro-
gramming just before the parallel/serial select pin was grounded. The transition
to serial mode is non-destructive and parallel mode programming holds until
the PGA pin is serially reprogrammed. Chip select is taken high at t=450ns in
preparation for serial reprogramming of the PGA output.
* Serial Mode Reprogramming after Parallel Mode Return, 490<t<550ns
At t=490ns, chip select is grounded, and at the negative edge of CS, the PGA
output register is reprogrammed from its parallel programmed state into the
expected bit by bit inverting serial program.
0~ @2 @2 0
Figure 4-6: SPI interface test inputs
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Chapter 5
Layout of First Silicon
The opamp and DAC are laid out for fabrication. This chapter documents important
layout decisions made and describes results of post layout simulation.
5.1 System Layout
The purpose of fabricating the test chip is to verify the performance of the DAC, and
its validity in generating differential offset at the output of the opamp. Because the
SPI interface is not fabricated, the pins of the DAC input are directly externally pin
controlled. For testing purposes only, two copies of the full complementary DACs
are stamped onto the layout of the test chip. The first DAC drives the input of
the opamp as described in Figure 3-1. The output nodes of the second full DAC
are directly wired to external pins DACoutp and DACoutn such that DAC output
current can be directly measured. The addition of two additional pins DACoutp and
DACoutn in addition to the sixteen described in Table 3.1 brings the total pinout to
18 pins.
The test chip is laid out in four metal interconnect layers using Cadence Layout
software. The final system layout is shown in Figure 5-1, and the same layout with
annotated circuit blocks is shown in Figure 5-2. The outer circle of the layout contains
the pad ring, composed of 22 pads to be explained in Section 5.2. The operational
amplifier forms the lower portion of the active area. The layout of the opamp is bor-
rowed from that of the LTC6406, and as such appears in a regular array formation of
devices. This layout technique was originally chosen for the LTC6406 as a fabrication
cost saving measure. The array was modified to fit the active area allowance of the
test chip. The two DACs stamped onto the die appear in the middle-upper portion
of the active area as reflections of each other. The top of the active area is given to
seven stamped copies of the logic conversion circuit, each corresponding to one DAC
input bit.
5.2 Pad Ring
The pad ring is designed to contain a total 20 pads arranged on four sides of the
active area, with five pads arranged linearly on each side. A number of important
considerations are taken into account in the assignment of individual pads. Such
considerations are as follows, using pin names described by Table 3.1:
* vcc, vlog, gnd Two vcc pads and two gnd pads are assigned in order to pro-
duce more rigid, less noisy supplies and ground. Extra pads reduce inductance
introduced by bond pads. Supply and ground lines are placed perpendicular
to main AC lines, in this case inp, inn, outp, and outn, in order to minimize
mutual inductance between the lines. Mutual inductance is proportional to the
cosine of the angle between the lines. This minimizes coupling between lines,
therefore lowering distortion.
" in[6:0]. Pads for the seven DAC programming bits are assigned next to each
other and sequentially. This minimizes the crossing of paths on the PCB eval-
uation board by the seven lines that will lead from the seven pins. The seven
pads are placed close in proximity to the seven logic conversion blocks. Top level
layout of the chip places logic conversion blocks at the top of the die, as seen
in Figure 5-1. Relative placement of DAC code pads to other pads is flexible
since the seven DAC code lines are DC lines not sensitive to coupling.
e inp, inn, outp, outn. In standard operation of the chip, amplifier output lines
Figure 5-1: Full Final Layout of First Silicon Test Chip
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will be directly tied back to amplifier input lines through a feedback resistor.
As such, input pads are placed next to the corresponding output pads - inn
next to outp, and inp next to outn.
e vocm, vtip, DACoutn, DACoutp. The remaining lines are DC lines that
have no specific pad placement requirements relative to other lines, however
each pad are placed in close proximity to the transistors they drive.
Considering the above guidelines, the pad ring is designed as pictured in Figure
5-3. Two additional pads appear in Figure 5-1, one between inp and outn, and the
other between vtip and inn. These pads are unused. The layout of the opamp is
borrowed from the layout of the LTC6406, which contained one extra pad at the top
and one extra pad at the bottom of the layout. These pads were not removed in order
to save layout time, and are both left unconnected. Each pad is 3.31 mil x 4.17 mil,
large enough in area to accomodate bonding of bond wires in packaging.
Active Area P
ino] H [7p i n outp [D:; I
Figure 5-3: Pad Ring
Each pad is provided electrostatic discharge (ESD) protection as shown in Figure
5-4. ESD presents thousands of volts to input pins of the chip, which can be diverted
to ground or the supply through diodes as connected in Figure 5-4.
Figure 5-4: Electrostatic Discharge Protection Schematic
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5.3 DAC Accuracy
One particular block of layout warrants additional explanation. As mentioned in Sec-
tion 3.3.2, the DACs are very sensitive to sources of current mismatch. Processing
introduces many sources of error for current mismatch, including varying temperature
and stress gradients across each die, pattern shifts during patterning, and other ran-
dom statistical fluctuations. Careful layout of the components of the current mirrors
that make up the DACs is crucial to DAC accuracy. The PNP DAC and NPN DAC
are laid out using the same techniques. Here only the layout of the NPN DAC is
described.
The resistors and transistors of the binary weighted current mirrors forming the
NPN DAC are laid out in common centroid formation. Principles behind common
centroid layout govern that if a single device is broken up into a number of smaller
devices identical to other devices to which the device must be matched, then the
interdigitation of the resulting pieces exposes all matched devices to approximately
similar stresses and sources of mismatch. Since all matched devices are exposed to the
same mismatch sources, theoretically they will remain well matched to each other.
In designing for common centroid layout, a number of guidelines are followed to
minimize mismatch: [11]
e Segment Identicality. All sets of matched devices should be divided into
smaller segments of value equal to the greatest common factor all matched
devices. Identical segments are better matched to each other than those of
varying length and width.
e Resistor Squares. Resistor segments should be composed of many squares,
approximately ten or more. This minimizes mismatch caused by resistor edge
effects.
* Coincidence. The centroids of all segmented devices of a matched set should
all coincide as much as possible to minimize stress sensitivities.
" Symmetry. The entire interdigitation array should be symmetric about both
the x-axis and y-axis.
" Dispersion. The individual segments of any single device should be dispersed
throughout the array as much as possible. This ensures each devices experiences
as much of the varying process gradients as all other segmented devices, reducing
sensitivities to higher order non-linearities.
" Compactness. The array should be compact, ideally square. As a rule of
thumb, for plastic packaged dies of less than 15kmil2 , the aspect ratio of each
array should not exceed 2:1. Generally however, aspect ratios can be 3:1 without
introducing highly significant vulnerability.
The NPN DAC schematic of Figure 3-6 is reproduced and annotated in Figure
5-5. The devices annotated in red are one set of matched devices, and the devices an-
notated in blue are a separate set of matched devices. Within each set, the transistors
are matched to each other, while the resistors are matched to each other. As such the
NPN DAC alone necessitates four interdigitation arrays to be laid out. The greatest
common factor devices are chosen to be the 1x device in each set. All 2x devices
contain two 1x devices connected in series for resistors or in parallel for transistors;
all 4x devices contain four 1x devices, and so on. Each 1x resistor is sized to contain
approximately ten or more squares.
Final layouts for the red MSB matched set are shown in Figure 5-6. The final cen-
troid locations for all layouts are shown below each array, and are all approximately
concoident and near the center of the array. All arrays are symmetric, with one
grounded dummy transistor necessary to complete the symmetry for the transistor
array. Individual segments are as dispersed as possible while preserving centroid co-
incidence. The aspect ratios are 1.96:1 and 1.83:1 for the resistor array and transistor
array respectively. Each unit resistor forming the resistor array has 9 squares.
Final layouts for the blue LSB matched set are shown in Figure 5-7. Again
the arrays follow the rules of coincidence, dispersion, and symmetry, again with one
grounded dummy transistor necessary for complete symmetry. The final aspect ratios
Figure 5-5: NPN DAC Schematic, Annotated for Common Centroid Layout
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Figure 5-6: NPN DAC 4 MSB Common Centroid Layout Interdigitation Arrays
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are 0.99:1, and 0.68:1 for the resistor array and transistor array respectively, and the
unit resistors contain 11 squares.
Resistor Segmentation Array
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Figure 5-7: NPN DAC 3 LSB Common Centroid Layout Interdigitation Arrays
The finished layout of the NPN DAC is shown in Figure 5-8. The four interdigi-
tation arrays are clearly shown.
5.4 Operational Amplifier Layout
The layout of the opamp itself was borrowed and modified from that of the LTC6406.
This measure was taken in an effort to save layout time, however ultimately generated
more problems than anticipated, as the original LTC6406 layout was larger in area
than accomodatable by test chip package restrictions. The opamp layout can be seen
in Figure 5-1 as the grid-like array forming the lower 2/3 of the active area. The
grid-like layout was chosen for the LTC6406 for economic purposes, and having been
determined to be very costly in area will not be used in the tape out of second silicon.
Figure 5-8: Final Layout of NPN DAC
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5.5 Post Layout Simulation
Upon completion of layout, parasitic R and decoupled C extractions were performed,
and RC extracted views of the original design were used to rerun simulations to gauge
effects of layout on system performance. Significant detriments to DAC performance
were discovered and are explained below.
Figure 5-9 shows the differential DAC output currents given incrementally stepped
digital input from 00h to fullscale 7Fh. Figure 5-10 shows the differential voltage at
the output of the opamp given the same incremental digital input. The opamp is
driven with DC inputs at VICM = 2.5V. The form of the output waveforms of Figure
5-9 shows a clear stepping that demonstrates overall functionality of the DAC archi-
tecture. Opamp output offset is shown in Figure 5-10 to be directly proportional to
the current driving the opamp inputs by the DACs, where the constant of multiplica-
tion is the feedback resistance 100Q. This demonstrates that the concept behind the
implementation of the programmable output offset is sound, provided properly func-
tioning current DACs. Parasitics due to layout oversight, however, have introduced
errors in the DACs that annihilate the functionality of the three LSBs, and generate
a stepping error and nonmonotonicity in the four MSBs. The three LSBs forming
the segmented branch in Figure 3-6 do not step the DAC output in post layout sim-
ulation. With respect to the four MSBs, stepping error increases with each more
significant bit, and nonmonotonicity is observed at the assertion of the MSB. With
100Q feedback resistors, the differential voltages at the operational amplifier output
pins (Figure 5-10) realize fullscale offset of i22mV, short of the designed ±25mV due
to lack of the 3 LSB currents and non-uniform stepping in the 4 MSB currents.
Referring to Figure 3-6, the segmented branches of the DAC composing the three
LSB output drivers are sourced from a single IX mirror of the master current source.
The biasing of the transistors of the LSB current mirrors makes the design suceptible
to errors due to parasitics. Figure 5-11 zooms in on Figure 3-6 at the 3rd LSB
current mirror. Figure 5-11 is annotated with ideal designed DC operating point
voltages when the bases of Q1 and Q2 are VB,Q1=2.1V, and VB,Q2=2.9V, ideal input
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Figure 5-9: Post Layout Differential DAC Output Current for Incremental Input Code
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Figure 5-10:
mental DAC
Post Layout Operational Amplifier Differential Output Offset for Incre-
Input Code
values from the logic converter circuits. The base of Q3 is biased at three diode plus
one IR drop above ground, VB,Q3=2.6V. As such, at the emitter of Q2 VE,Q2 =2.lV,
and at the emitter of Q3 VE,Q3=1.8V. This leaves the collector-emitter voltage of
Q3 very near saturation. While the circuit functions properly in simulation, minor
parasitics introduced at the bases of Q1 and Q2 may saturate the mirror transistors.
The same is true for the first and second LSB branches.
Bit 3
2.1V Q1 02 2.9V
2.1V
2.V Q3
1 .8V
4x
Figure 5-11: Operating Point Analysis of 3 LSB Current Mirrors of NPN DAC
Post layout simulation indeed showed that voltages at the bases of DAC switching
transistors do not swing 2.1V to 2.9V. Figure 5-12 plots the output swing of each
of the seven logic conversion circuits corresponding to the seven DAC input bits
DACin[6:0). As seen from the plot, the output waveforms of the logic conversion
circuits are severely degraded. The DC voltage of the output swing ranges from
1.72V at bit 0 down to 1.28V at bit 6, compared to the designed for value of 2.5V.
Rather than the 800mV swing designed, the post layout output voltage swing of the
logic conversion circuits ranges from 86mV at bit 0 down to 40mV at bit 6. Both the
DC voltage and swing deviate more from designed values with increasing bit index.
Bitwise Logic Conversion Circuit Output Voltage Levels
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Figure 5-12: Bitwise Output Voltage Swing of Logic Conversion Circuits in Post
Parasitic Extraction Simulation
Errors in the logic conversion circuit output can be attributed to parasitics along
the vcc supply trace in the layout. In top level layout of the test chip, the trace
that connects the logic conversion circuits to the positive supply pad is a single 2 tm
trace. This trace leads downward from the supply pads on the right edge of the
layout, and wraps around the entire chip before reaching the logic conversion circuits
located at the top of the layout (see Figure 5-1). The route is laid out in metal 1, a
highly resistive layer. Figure 5-13 shows the voltage on the vcc trace along the route
around the chip, and annotates the voltage levels on vcc that supply the seven logic
conversion circuits. As seen in Figure 5-13, the voltage on the supply line diminishes
along the trace, and only supplies the logic conversion circuits with approximately
4.9V rather than 5V. Additionally, the different logic conversion circuits see differing
supplies. Figure 5-13 explains the errors seen in Figure 5-12. A comparison of these
figures shows that as the supply to the logic conversion circuit decreases, so does the
voltage swing and DC voltage at the output of the conversion circuit. Examining
Figure 3-8 again, the differential central branch of the circuit is supplied by current
source Q1. VBIAS in Figure 3-8 is set at 4.2V, and only 5mV is designed to drop
across resistor R1. Thus the current source for the logic conversion output is very
sensitive to supply variation. Compared to the designed 5mV drop across RI, the
100mV drop in supply effectively chokes off the base emitter junction of Q1. Less
current supplied to the output results in a lower DC output voltage and dramatically
reduced output swing.
Two simulations are run to validate the explanations for post parasitic extrac-
tion errors. A conservative simulation is run by estimating the parasitic resistance
between the vcc pad and logic conversion circuit current source transistor terminal.
Running the original simulation with the estimated parasitic resistance placed within
the schematic provides insight into how this parasitic affects output waveforms. While
the exact pad to terminal parasitic resistance from the supply pad to R1 of Figure
3-8 cannot be found, a conservative estimate based on extracted values is 82Q. An
82Q resistor is placed in series with RI of Figure 3-8, and differential output voltages
of the opamp given DC 2.5V inputs and incrementally stepped DAC code is plotted
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Figure 5-13: Power Supply Degradation at Various Locations Along VCC Trace from
VCC Pad to Logic Conversion Circuits in Post Parasitic Extraction Simulation
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in Figure 5-14. As shown in Figure 5-14, a conservative parasitic resistance already
annihilates the functionality of the lower 3 LSBs of the DACs.
As a liberal simulation of parasitic effects claimed above, the supply voltages of
each of the logic conversion circuits is changed to 4.9V in simulation. The resulting
differential output voltages of the opamp given DC 2.5V input and incrementally
stepped DAC code is plotted in Figure 5-15. This simulation not only shows complete
annihilation of the 3 LSBs, but also significant stepping error and nonmonotonicity
in the 4 MSBs similar to those observed in post extraction simulation, Figure 5-10.
In comparing Figure 5-10, Figure 5-14, and Figure 5-15, the conclusion is easily
drawn that the post layout parasitic extracted simulation Figure 5-10 is a hybrid
of conservative parasitic simulation Figure 5-14 and and liberal parasitic simulation
5-15.
Parasitic extracted views of the design were not available until after the chip was
taped out, and as such the design could not be relaid out to correct for performance
errors. The taped out chip is expected to behave as post layout simulations dictate.
Tape out of second silicon will involve entirely new layout of the design that does not
use the grid-like opamp layout structure.
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Figure 5-14: Simulated Differential Opamp Output Response to 82Q Parasitic Resis-
tance Place between Supply and Logic Conversion Circuit Supplies
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Figure 5-15: Simulated Differential Opamp Output Response to 4.9V VCC Supply
to Logic Conversion Circuits
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Chapter 6
Packaging and Bonding
Two packages were chosen for the fabricated die. This chapter describes the choice
of packages and how fabricated die were bonded inside each package.
6.1 Packaging
As stated in Section 5.2, the final laid out pad ring contains 20 pads. The final die
size is 55 mil x 44 mil. Two chosen packages support 20 pad dies of this size.
6.1.1 20 Lead Plastic QFN
The functional package selected for the chip is the plastic 20 lead 3mm x 3mm QFN
package with exposed pad. The small size and no-lead frame of the QFN make the
package appropriate for the frequencies up to which the chip operates. The QFN20
is 0.75mm thick, supporting 8 mil thick wafers, and has lead pitch 0.4mm. The die
cavity is 75 mil x 75 inil, sufficiently large to accomodate the 55 mil x 44 mil die and
leave room for downbonds. Physical details of the QFN20 package are available in
Figure 6-1, which provides dimensions of the package in mm on the left and a package
sample image on the right.
6.1.2 20 Lead Side Brazed Plastic DIP
A second package is chosen for its ease of us in testing, and quick and economical
return. The 20 lead side brazed plastic DIP package allows the die to be quickly
bonded into the package, and is returned with the top removed such that the die can
be easily accessed and laser manipulated in a testing laboratory. The much larger
DIP package introduces a significant amount of stray capacitance into the circuit, and
as such the DIP packaged parts are only used for DC evaluation. For DC evaluation
however, the DIP package provides a significant level of evaluation convenience. The
physical dimensions and image of the 20 lead side brazed DIP is shown in Figure 6-2.
The die cavity is 215 mil x 170 mil. Bond leads interior to the die cavity appear in a
6 x 4 configuration, with six leads on the top and bottom walls, and four on the left
and right.
6.2 Bonding
Bonding is completed following a number of guidelines: [14]
e Bond wire angle. Bond wires should make no less than 450 angles with the
edge of the die, so as to prevent drooping of the bond wire line onto other parts
of the die.
* DAP bonds. DAP bonds (downbonds from a pin to the exposed pad) can
only be made if there exists 20 mil between the edge of the die and the edge of
the die cavity of the package. This prevents shorting of the DAP bond to the
die edge.
6.2.1 QFN Bond Diagram
The QFN20 package includes a DAP bond option. In order to take advantage of this
option, the upper edge of the die is placed 20 mil below the corresponding die cavity
edge. This allows the top right lead of the package to be downbonded into the DAP
[mm]
Figure 6-1: 20-Lead Quad Flat No-pin (QFN) Package
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Figure 6-2: 20-Lead Side Brazed DIP Package
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area. With this exception, all other pads are directly bonded out to the corresponding
lead. The final QFN20 bond diagram is shown in Figure 6-3. The die is shown in
blue while the DAP bond area is shown in yellow.
20 19 18 17 16
6 7 8 9 10
Figure 6-3: QFN20 Bond Diagram [dimensions in mils]
6.2.2 Side Brazed Package Bond Diagram
As a package with a die cavity significantly larger than the die size, the side brazed
package offers the ability for the die to be placed in the center of the die cavity
and directly bonded out while meeting all bonding requirements. Due to the 6 x 4
configuration of the package interior bond leads, one vcc supply pad is left unbonded
on the right side of the die. The vcc pad cannot be bonded to a bond lead on the
top or bottom side of the die cavity since the ground and supply lines must remain
perpendicular to the AC lines. As such one bond lead is left unbonded. One DAC
programming line is shifted into the top line of leads since the adjustment of that DC
line does not affect the rest of the circuit. The final bond diagram for the side brazed
package is shown in Figure 6-4.
Figure 6-4: 20-Lead Side Brazed DIP Bond Diagram [dimensions in mils]
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Chapter 7
Evaluation of First Silicon
First silicon is tested for post production performance. Doing so requires the design
and production of evaluation boards to provide the chip necessary circuitry for op-
eration. Design of evaluation boards is described in this chapter, followed by first
silicon laboratory test results demonstrating operation of the DAC and its capacity
to generate opamp output offset.
7.1 Evaluation Board Design
Separate boards are designed to test the QFN packaged chip and side brazed packaged
chip.
7.1.1 Side Brazed Part Evaluation Board
The goal of DC evaluation is to characterize the behavior of the complementary
current DACs, and their effect on the differential output offset of the opamp. The
side brazed part evaluation board is designed for quick turnaround and practicality.
The board is a 2 layer copper clad board, capable of being laid out and cut using
resources readily available in lab. That the board is not coated allows quick changes
to the board to be made easily in that lines can be directly cut off the board and
wires and devices can be directly soldered onto the board even if a footprint is not
necessarily available.
A schematic description of the test circuit laid out on the copper clad board
is shown in Figure 7-1. The board is designed only to accomodate DC inputs and
outputs. The side brazed part is plugged into the board using a 20-pin ZIF socket that
allows easy switching between different chips. DC inputs to the chip are controlled
by the IN+ and IN- test points (TPs). Input and feedback resistors are set at 100Q,
while feedback capacitors are 1.8pF. Both the Vocm and Vtip pins are bypassed to
ground using 1OnF capacitors directly on the test board (not shown in the schematic).
DAC input codes are easily controlled by 76STC04T toggle switches, which toggle
each input bit pin between logic supply and ground. Supply bypass capacitors of 10/p
and 0.1p are placed close to the ZIF socket, and more bypass capacitors may be
soldered directly onto the test board as needed.
Figure 7-2 shows a photograph of the copper-clad board after being populated. A
side-brazed part is situated in the ZIF socket to demonstrate pin orientation, where
the groove on the package designates Pin 1.
7.1.2 QFN Part Evaluation Board
The evaluation board for the QFN packaged part is designed as a four layer coated
printed circuit board. The board is designed to also accomodate AC testing should it
be necessary in situations beyond the scope of this thesis. As such, careful component
placement and relative component distances are crucial considerations.
The schematic of the evaluation board is available in Figure 7-3. The board inter-
faces with function generators at its inputs and oscilloscopes at its outputs through
SMA connections. Single ended SMA-delivered inputs are converted to differential
signals via a 4:1 transformer. The differential signal is AC coupled through coupling
capacitors such that the pure AC signal can be superimposed on an externally set
DC input common mode, controlled by the VICM input pin. Input, output, and
feedback resistances all carry values of 100Q, while feedback capacitors are 1.8pF.
The differential output of the amplifier is AC coupled and converted back to a single
ended signal via a 4:1 transformer identical to that at the input.
Figure 7-1: Schematic of Copper-Clad DC Evaluation Board
Figure 7-2: Photograph of Populated Copper-Clad Evaluation Board
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Both the Vocm and Vtip pins of the chip are capacitively bypassed to ground
using lOnF capacitors, and the Vocm pin has a jumper option to VICM to provide
for the option of controlling Vicm and Vocm simultaneously.
Two transformer options are provided. The Coilcraft TTWB-4-B accomodates
without attenuation frequencies of range 140KHz to 700MHz, to be used to evaluate
the performance of the chip at its frequencies of operation, 600KHz-10MHz. A second
transformer option, the Mini-Circuits TCM4-19-3 supports frequencies in the range
10MHz-1.9GHz, used to evaluate the AC performance of the chip at higher frequencies
[1] [2].
A calibration path circuit is included that exactly mimics the signal path of the
device under test (DUT), with the DUT removed. Given poor performance in testing,
this calibration path is used to gauge how much abnormality is introduced by the test
circuitry.
Final layout of the QFN evaluation board is shown in Figure 7-4. Layer 1 and 4
are ground layers, while Layer 2 is the functional supply layer and Layer 3 is the logic
supply layer.
All resistor and capacitor footprints that immediately surround the chip are chosen
to be 0603, and are placed in as close proximity to the chip as possible to minimize
line capacitances and inductances. Supply bypass capacitors are placed similarly
near high speed lines from the chip. The two transformer options are switched in by
connecting or disconnecting respective AC coupling capacitors.
Differential lines are closely matched and distance minimized in the test path
through the Mini-Circuits transformers. The frequency range of test for the Coilcraft
transformers is several orders of magnitude lower at maximum 10MHz, and as such
the parasitics on the lines are less suceptible to RF effects. Given this extra degree
of freedom, lines through the Coilcraft transformers are matched in length, but less
so in geometry and placement.
Three 8-pin header strips are laid out in a 3x8 grid, with the strips connected to
the logic supply, DAC code input pins, and ground respectively, such that the DAC
can be programmed by directly jumpering the desired input bit to power or ground.
101
NIT
q -rr
al
c 
ti
Figure 7-3: Schematic of AC Evaluation PCB
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Figure 7-4: Layout of AC Evaluation PCB
103
.........................................
A photograph of the completed and populated QFN evaluation board is shown in
Figure 7-5. All components are surface mount soldered onto the board, including a
QFN part onto its bond pad.
Figure 7-5: Photograph of Populated QFN Evaluation Board
7.2 First Silicon Performance
Final packaged parts returned successfully. The side-brazed packaged part is pictured
in Figure 7-6, and the QFN packaged part is pictured in Figure 7-7. The top of the
side-brazed package has been removed to reveal the die and bond wires.
Evaluation of first silicon produced results as predicted by post layout simulation.
Figure 7-8 plots current at the DAC output pins DACoutp and DACoutn when the
voltage at these nodes are fixed at 1V. A 1V voltage source and ammeter are connected
to each of the two output pins, and currents are read from the ammeters as the digital
DAC code is stepped. Figure 7-8 is in effect the equivalent of post layout plot Figure
5-9. The forms of Figures 7-8 and 5-9 are very similar. Both demonstrate the same
non-uniform stepping structure that does not include the three LSBs, and the same
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Figure 7-6: Photograph of Side Brazed Chip
Figure 7-7: Photograph of QFN Chip
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nonmonotonicity at the assertion of the MSB. This demonstrates that post layout
simulation accurately predicts post production chip performance.
Figure 7-9 shows the voltages at the two opamp outputs given stepped DAC input
codes. The opamp outputs show the same offset generation behavior as those seen in
Figure 5-10. Fullscale offset for both post layout simulation and silicon performance
were approximately ±22mV. Silicon opamp output voltages in Figure 7-9 seem to
appear entirely constant during the transitions of the three LSBs. This is due to
limitations in equipment, as the voltmeter used does not resolve more than four
significant figures.
DAC Output Current for Incremental Input Codes
350-
0
(00h)
60 80
DAC Digital Input Code
120
(lFh)
Figure 7-8: DAC Output Current for Incremental Digital Input Codes
A sampling of six test chips performed similarly to the test chip presented above.
One parameter that varied part to part was the DC output current of the DACs.
This phenomenon can be attributed to process error. During fabrication the foundry
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Figure 7-9: Opamp Output Voltage Offset for Incremental DAC Digital Input Codes
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discovered that the PNPs in the process the chip was fabricated on possessed random
collector to emitter pipe current that ranged up to 50pA. The pipe current was found
to appear entirely randomly on PNPs, and no information was provided as to whether
the amount of pipe current per PNP was related to any other parameters in the circuit.
As such, we expect the PNP DAC to be succeptible to random pipe current, which
would skew the DC output current from part to part. This phenomenon was further
seen in the six test chip opamp output voltages, as the output common mode moves
with the DAC DC output current.
Overall, evaluation of first silicon demonstrated that the current DAC circuit
architecture is viable as a programmable opamp output offset generator. The test
chip generally functioned as post layout simulations dictate. Post layout simulation
identified problems generated by layout oversight, but not in the design schematic
itself. Given properly scrutinized layout, the design is valid and will be pursued
further for second silicon and integration with the main Gm-C filter circuitry.
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Chapter 8
Conclusion
8.1 Final Words
Presented here was a design for an application-specific operational amplifier that
featured wide input common mode range and serially programmable output offset.
An output offset programmable up to ±25mV was accomplished by directly driving
the input nodes of the operational amplifier with complementary current mode DACs.
The DACs are designed in segmented configuration to reduce the total area required
to implement 7-bit programmability. The DACs are programmable via a 3-pin SPI
interface that also features parallel programmability and a reset function. Circuit
simulations verified the functionality of the SPI interface, DACs, and operational
amplifier, and demonstrated desirable performance metrics.
The work presented represents every stage of the IC production cycle through the
return of first silicon. In addition to circuit design and simulation results, this paper
also documented design decisions made during layout and fabrication, and results
of initial testing of first silicon. First silicon performed as predicted by post layout
simulation, which differed from circuit simulations due to certain layout oversight.
However, the circuit design itself is verified in simulation to be valid and workable,
and laboratory testing confirmed desired generation of opamp output offset with given
DAC current drive. With greater consideration offered to layout in the fabrication of
second silicon, the design should operate as set forth in design objectives.
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8.2 Looking Forward
The amplifier is to be integrated into the full Gm-C filter for second silicon and final
production. A number of improvements can be proposed for these remaining tape
outs. Nonlinearity concerns remain for the DACs as the input common mode of the
operational amplifier nears ground and the positive supply, as small amounts of cur-
rent are still leaked from the DAC that is turned off. An option worth pursuing would
be to use the DACs to drive the output nodes of the operational amplifier as opposed
to the input nodes. The output common mode is held constant at 1V, eliminating the
issue of a moving common mode at the output of the DACs. This implementation
would also only require one DAC rather than two complementary ones. Since the
output common mode of the DAC is fixed at 1V, and the differential swing at the
output nodes does not exceed 0.5V in amplitude, the voltage at the output pins never
swing close enough to the top rail such that the NPN DAC will need to be turned off.
With regards to the design of the current circuit, the design can be adjusted to be
robust to temperature variation. The master current sources of the DACs are PTAT
current sources, which should be adjusted to have zero temperature coefficient such
that the DAC currents do not vary over temeperature. The degeneration resistors of
the DACs can potentially be re-optimized to lower noise contribution. Additionally,
currently in the current DACs, the collector voltage at the transistor sourcing current
to the three LSB branches does not match the collector voltage at the other four MSB
mirrors. Adjusting the voltage at the collector of the sourcing transistor to match
those at the collectors of the other MSB mirrors will provide for improved matching
between LSB and MSB transistors.
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Schematics
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